

Fig. 1




Fig. 2




Fig. 3a





Fig.3b




[illegible]

Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12a

TC		BIT	
LBN	PBN	LBN	PBN
0	1	0	0xFFFF
1	4	1	0xFFFF
2	0xFFFF	2	0xFFFF
		⋮	

Fig. 12b

TC		BIT	
LBN	PBN	LBN	PBN
0	1	0	1
1	4	1	0xFFFF
2	56	2	0xFFFF
		⋮	

↓

TC spare

LBN	PBN
0	1
1	4
2	56

→

LBN(1)=PBN(4)

Power cutoff

LBN	PBN
0	1
1	4
2	56

Fig. 12c




Fig. 13a




Fig. 13b

